Abstract-Estimates of symbiotic on-die decoupling capacitance are provided for well-junction, interconnect, and quiescent circuits. The available symbiotic capacitance is derived, and the intentional capacitance required to obtain a desired supply voltage noise target is determined.
clocked at 3 GHz with a pipe depth of 30 stages is pipe _stages #30 which corresponds to a current frequency component of 100 MHz. Package decoupling capacitors, however, are typically effective up to 10-20MHz, so these capacitances cannot filter out the frequency component at 100 MHz. Hence, on-die decoupling capacitance is essential.
There are two kinds of on-die decoupling capacitance: intentional and symbiotic. Intentional decoupling is created by specially-designed structures which are placed on the die and connected between the power and ground rails. For example, a MOS transistor gate capacitance can be employed, but it requires die area and increases leakage current. Thus, intentional capacitance usage is expensive and undesirable. The other kind is symbiotic capacitance which always exists on chip [3, 4, 5] . This symbiotic capacitance is comprised of transistor, interconnect, and well-tosubstrate capacitances. As the activity factors in digital circuits are quite low, the symbiotic on-die transistor and interconnect capacitance at any given cycle is provided by idle circuits. Moreover, in typical circuits it takes less than 10% of the clock cycle for a cell to change its logical state. The on-die power grid provides an electrical connection between an active (switching) circuit which consumes current and idle (non-switching) circuits which temporarily provide symbiotic decoupling capacitance as shown in Figure 1 .
A simplified equivalent circuit is presented in Figure 2 . Here, the idle circuit is represented by an effective decoupling capacitance Ceff, the on-die power grid is assumed to be an ideal short-circuit, and the off-die PDN is modeled by an inductance LPDN. Assume that LPDN prevents current passing from the battery to the current-consuming switching circuit at high frequencies. Hence, the decoupling capacitance supplies current by releasing a stored charge AQ, with a corresponding voltage drop Av. The supplied charge quantity is AQ=Ceff *AV. (2) Information characterizing the consumer circuit current consumption permits the required charge to be determined from AQreq = JI(t)dt.
To prevent circuit failure, AV must be limited. A typical design target is about 5-10% of the nominal supply voltage. The required effective decoupling capacitance can be determined to satisfy the design target. The nature of symbiotic on-die capacitances is analyzed in this paper and an approach to estimate the capacitance is presented. An analysis of symbiotic capacitance is provided in section II, and the amount of intentional capacitance required to achieve a desired supply voltage noise target is discussed in section III.
II. ANALYSIS OF SYMBIOTIC CAPACITANCE
A first-order evaluation of symbiotic on-die capacitances based on an inverter chain was discussed in [3] . The value of a "symbiotic bypass capacitance" was estimated there as halfthe load capacitance of a quiescent circuit. A refinement to the model is discussed in this section. A detailed analysis of the current paths within a simple inverter chain is presented in subsection A, and an estimate of the effective decoupling capacitance is described. Considering the resistive elements of each current path, the derived capacitance is useful over the whole frequency range of interest, as discussed in subsection B. The current path analysis extended by generalizing the inverter chain circuit to a logic gate network, the average decoupling capacitance is evaluated using a statistical approach on industrial circuits in subsection C. The result is about 21% of the total gate capacitance. Other symbiotic decoupling capacitances elements due to well-to-substrate junction and metal interconnect are analyzed subsequently in subsection D.
A. Decoupling currentpaths in an inverter chain A simple model of a quiescent inverter chain is shown in Figure 3 , where part of an idle circuit operates with stable inputs. In order to evaluate the effectiveness as a decoupling capacitance, a small step change in the supply voltage is applied, and the resulting currents are observed. The currents between the power and ground nets inject some charge which was stored in the circuit.
The current paths which exist in the circuit are noted in Figure 3 . In path #1 current flows through Cg, of the ON-state P-channel transistor Pi and Ron of the previous stage ON-state N-channel transistor Ni1. Path #2 is similar to the first path, but uses Ron of Pi and Cgs of Ni+1. In path #3 current flows through the same Cgs of Pi as in path #1, but continues to ground through Cgb of the OFF-state transistor N,. Recall that in the ONstate, the transistor gate capacitance consists mainly of Cg5 while in the OFF-state this capacitance is connected to the bulk as Cgb [3] . Hence, path #3 consists of two capacitors in series, so the effective capacitance is lower than Cg,. Paths #1 and #2 together provide a total effective capacitance of Cgs (from both the N and P transistors), but the path between the power and ground rails includes Ron of the opposite-type ON-state transistor in l This research was supported in part by a grant from Intel Corporation. Figure 6 . At high frequencies the current in path #3 (Cgs of Pi and Cgb of Ni) is dominant. The maximal high-frequency component in typical on-die transients can be approximated based on the fastest on-die rise time, which is about I0 ps. The well known empirical formula fmax = /03,3rise (4) yields anfmax of 35GHz. This value has the same order of magnitude as the crossing point of curves shown in Figure 6 , therefore both paths types are relevant for Ceff. Process scaling won't change this relation since transistor switching time is scaled as well as the capacitances.
It can be concluded from these studies that in a non-switching ON-state transistor, the gate capacitance provides decoupling. Design for equal rise and fall delays leads to an N-channel to P-channel transistor width and gate capacitances ratio of 0. Table 2 . The final result is slightly above 21% of total circuit gate capacitance. This statistical approach can be further developed. A statistical circuit analysis is required to provide signal probabilities for each specific net to operate in '0 or '1 logic state [6] . As activity factors are often quite low in modem VLSI circuits [7] , each net is in a stable state most of the time and this state can be set to increase the decoupling capacitance effectiveness. However, other design considerations such as leakage current may be affected.
D. Other decoupling capacitance components N-well and P-well areas are typically patterned for P-channel and N-channel transistors as shown in Figure 8 . The P-substrate and P-well are connected to VSS while N-well is connected to VCC, a reverse bias across the junction between P-substrate and N-well. The capacitance of this P-N junction is connected between VCC and VSS and plays a decoupling role. The capacitance consists of two main components -an area capacitance and a perimeter capacitance. Area capacitance is significantly higher than the perimeter. The P-well has no substrate capacitance. The main factor is the N-well area which can be calculated easily from the N-well map of the die as shown in Figure 9 . The N-well and P-well areas are typically designed as interleaved rows and the areas are equal, so the overall N-well area is approximately half of the total area, Cwell -Cwell unit area * Adie/2 (7) The interconnect decoupling capacitance is treated as a decoupling capacitance because each line is connected to VCC or VSS either directly or via an N-channel or P-channel transistor. Thus a path between VCC and VSS always exists for any charged interconnect capacitor. All of the possible interconnect capacitor cases are presented in Figure 10 . Note that capacitor Cvcc.vss is always charged and can behave as an active decoupling capacitance. Other capacitances shown in Figure 10 are between signal line SO and the other nets in the system. Cso-vcc and Cso-vss have the same value and equal probability to be charged to either '0 or '1. Therefore only one of these capacitors has to be considered. A similar situation exists with the other capacitance pair -Cso-sl and CSO.s2. Assuming equal probability of the signal leads to (1) In order to maintain the power supply noise belowa Vmax, intentional on-die decoupling capacitance X*Cga,e is added, satisfying > f(a (Keff+a+). 
